Hexagonal arrays for fault-tolerant matrix multiplication
نویسندگان
چکیده
منابع مشابه
Optimal Matrix Multiplication on Fault-Tolerant VLSI Arrays
where h is the decision tree height, or the number of radial cuts, whose i cross edges can be chosen independently: h = (f L-k-l) / (f-1). Therefore, the number of permutations having the number of cross edges i = 1 in a stage-k subgraph of an (3, L) CC-banyan is C;,k=3(3L-k-1)/2, 0 < k < L-2. Now we can evaluate the total number of permutations in CC-banyan with fan-out 3. Theorem 6: The numbe...
متن کاملFault-Tolerant High-Performance Matrix Multiplication: Theory and Practice
In this paper, we extend the theory and practice regarding algorithmic fault-tolerant matrix-matrix multiplication, C = AB, in a number of ways. First, we propose low-overhead methods for detecting errors introduced not only in C but also in A and/or B. Second, we show that, theoretically, these methods will detect all errors as long as only one entry is corrupted. Third, we propose a low-overh...
متن کاملFault-tolerant parallel matrix multiplication with one iteration fault detection latency
The checksum technique is a low cost method to detect errors in matrix operations performed by processor arrays. The fault detection of this method is done only at problem termination, so this method is not an effective fault tolerance technique for large scale matrix multiplication. This paper presents a new algorithm, the ID algorithm, which minimizes the fault-detection latency, In the ID al...
متن کاملFault-Tolerant Implementation of Systolic Arrays
In this paper, several fault-tolerant hardware implementations of Systolic Arrays on reconfigurable devices, such as FPGAs, are investigated and primal selection criteria such as resource utilization, computation time, advantages and disadvantages of every fault-tolerant method are presented. Since the main goal of the designs presented herein is the high performance of the implementations, the...
متن کاملVirtual channels for fault-tolerant programmable two-dimensional processor arrays
A programmable two-dimensional (2D) processor array is fault-tolerant if faulty processors can be detected, and then avoided during program execution. In the literature there are many schemes on detecting faulty processors and reconfiguring data routing to avoid them. However, an efficient implementation of these schemes on a 2D array can be an extremely difficult programming task if applicatio...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Filomat
سال: 2015
ISSN: 0354-5180,2406-0933
DOI: 10.2298/fil1509969m